

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

---

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

---

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

---

L Number	Hits	Search Text	DB	Time stamp
45	98	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:39
46	0	"6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn.  ("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 near4 initializ\$5 near4 loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:40
47	6	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 with initializ\$5 near4 loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:40

48	6	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:42
49	0	"6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 with initializ\$5 with loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:42
50	6	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 near5 (initializ\$5 loop)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:42

51	6	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 same initializ\$5 with loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:42
52	6	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and disabl\$3 and initializ\$5 with loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:45
53	7	("5768567" "6212489" "6212489" "6230114" "5911059" "6263302" "6751583" "6026230" "6134516" "5678028" "5353243" "5625580" "5604895" "6321366" "6389379" "6421251" "5740183" "6584436" "6009256" "5771370" "6182258" "5557774" "4924429" "5715433" "6123735" "6145099" "5493672" "4527249" "6279146" "5960188" "6144930" "4464120" "5798645" "5881267" "6356862" "6052524" "6477683" "4521849" "6016554" "6321279" "6393569" "6466996" "4821173" "5600579" "6223272" "6223272" "6536031" "5758123" "5991533" "5991529").pn. and initializ\$5 near4 loop	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 17:46
57	0	703/13 and (integrated adj circuit microprocessor microcontroller) and (instruction adj set adj simulat\$ iss) and (bus near model\$) with hardware and loop and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:11
58	0	703/\$ and (integrated adj circuit microprocessor microcontroller) and (instruction adj set adj simulat\$ iss) and (bus near model\$) with hardware and loop and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:12

60	0	703/\$ and (integrated adj circuit microprocessor microcontroller) same loop and (bus near model\$) with hardware and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:15
59	2	703/\$ and (integrated adj circuit microprocessor microcontroller) and (bus near model\$) with hardware and loop and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:12
61	0	703/\$ and (integrated adj circuit microprocessor microcontroller) same loop and (bus near model\$) and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:15
62	6	(integrated adj circuit microprocessor microcontroller) same loop and (bus near model\$) and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:17
65	10	703/\$ and (integrated adj circuit microprocessor microcontroller) same loop same model\$ and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:19
66	25	703/\$ and (integrated adj circuit \$5processor \$5controller) with loop same model\$ and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:20
67	9	703/\$ and (integrated adj circuit \$5processor \$5controller) near3 loop same model\$ and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:24
68	0	703/\$ and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same model\$ and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:26
69	4	(integrated adj circuit \$5processor \$5controller) near3 loop same hardware same model\$ and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:27
70	12	(integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:31

71	6	703/4 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:37
72	32	703/13-25.ccls. and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:33
73	0	703/13-25.ccls. and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:44
74	0	703/\$ and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:34
75	1	(integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:35
76	2	(integrated adj circuit \$5processor \$5controller) with loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:53
78	21	703/13 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
79	21	703/14 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
80	10	703/15 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
81	11	703/16 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38

82	12	703/17 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
83	2	703/18 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
84	6	703/19 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
85	4	703/20 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
86	8	703/21 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
87	12	703/22 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
88	22	703/23 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
89	11	703/24 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
77	1	703/13-25.ccls. and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38
90	8	703/25 and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:38

91	0	703/13 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:44
92	0	703/14 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:44
93	0	703/21 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:45
94	0	703/23 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:45
95	0	703/24 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:45
96	0	703/25 and (integrated adj circuit \$5processor \$5controller) near3 loop same hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:45
97	34	(integrated adj circuit \$5processor \$5controller) with loop and hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:53
98	23	(integrated adj circuit \$5processor \$5controller) near5 loop and hardware same (model\$ simulat\$ emulat\$) and (@ad<19990813 @rlad<19990813) and @pd>20040218	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/07/27 18:53





United States Patent and Trademark Office

**IEEE Xplore®**  
1 Million Documents  
1 Million Users

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

## Quick Links

## » Search Results

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☒ By Author
- ☐ Basic
- ☐ Advanced

## Hammer Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

## References

- Access the ---  
IEEE Enterprise  
File Cabinet

Your search matched **0** of **1056955** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

### Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

(idle loop or endless loop) and (simulate or emulate or

## Search


☐ Check to search within this result set

### Results Key:

**JNL** = Journal or Magazine    **CNF** = Conference    **STD** = Standard


### Results:

**No documents matched your query.**

 [Print Format](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [O](#)  
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to](#)

Copyright © 2004 IEEE — All rights reserved



United States Patent and Trademark Office

**IEEE Xplore®**  
1 Million Documents  
1 Million Users

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

## Quick Links

## » Search Results

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards


# Search

- ☒ By Author
- ☐ Basic
- ☐ Advanced

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

[illegible]

-  Access the  
IEEE Enterprise  
File Cabinet

Your search matched **2** of **1056955** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

### Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

disable and loop and (simulate or emulate or model) an

## Search

☐ Check to search within this result set

### Results Key:

**JNL** = Journal or Magazine    **CNF** = Conference    **STD** = Standard

## 1 High quality desktop video conferencing using agent based systems

*Catrava, S.;*

Computers and Communications, 1996., Conference Proceedings of the 1996 IEEE  
Fifteenth Annual International Phoenix Conference on , 27-29 March 1996  
Pages:37 - 43

[\[Abstract\]](#)   [\[PDF Full-Text \(588 KB\)\]](#)   **IEEE CNE**

## 2 Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors

Hajj, N.B.M.; Polyckronopoulos, C.; Stamoulist, G.;

Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on , 10-12 Aug. 1998  
Pages:70 - 75

[\[Abstract\]](#)   [\[PDF Full-Text \(524 KB\)\]](#)   **IEEE CNF**

 [Print Format](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [O](#)  
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to](#)

Copyright © 2004 IEEE — All rights reserved

**IEEE Xplore®**  
DIGITAL LIBRARYWelcome  
United States Patent and Trademark Office**IEEE Xplore®**  
1 Million Documents  
1 Million Users**Welcome to IEEE Xplore®**

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

**Tables of Contents**

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

**Search**

- ☐ By Author
- ☐ Basic
- ☐ Advanced

**Member Services**

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

**IEEE Enterprise**

- ☐ Access the IEEE Enterprise File Cabinet

[Print Format](#)Your search matched **8** of **1056955** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard**1 Sunder: a programmable hardware prefetch architecture for numerical loops***Tzi-cker Chiueh;*

Supercomputing '94. Proceedings , 14-18 Nov. 1994

Pages:488 - 497

[\[Abstract\]](#)   [\[PDF Full-Text \(764 KB\)\]](#)   **IEEE CNF****2 Effective hardware-based data prefetching for high-performance processors***Tien-Fu Chen; Jean-Loup Baer;*

Computers, IEEE Transactions on , Volume: 44 , Issue: 5 , May 1995

Pages:609 - 623

[\[Abstract\]](#)   [\[PDF Full-Text \(1408 KB\)\]](#)   **IEEE JNL****3 A loop partition technique for reducing cache bank conflict in multithreaded architecture***Wu, C.-C.; Chen, C.F.;*

Computers and Digital Techniques, IEE Proceedings- , Volume: 143 , Issue:

1 , Jan. 1996

Pages:30 - 36

[\[Abstract\]](#)   [\[PDF Full-Text \(718 KB\)\]](#)   **IEEE JNL****4 Compiler algorithms for optimizing locality and parallelism on shared and distributed memory machines***Kandemir, M.; Ramanujam, J.; Choudhary, A.;*

Parallel Architectures and Compilation Techniques., 1997. Proceedings. 1997

International Conference on , 10-14 Nov. 1997

Pages:236 - 247

[\[Abstract\]](#)   [\[PDF Full-Text \(1116 KB\)\]](#)   **IEEE CNF**

### 5 Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors

Hajj, N.B.M.; Polykronopoulos, C.; Stamoulis, G.;

Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on , 10-12 Aug. 1998

Pages:70 - 75

[\[Abstract\]](#) [\[PDF Full-Text \(524 KB\)\]](#) IEEE CNF

### 6 Bounds-based loop performance analysis: application to validation and tuning

Bose, P.; Kim, S.; O'Connell, F.P.; Ciarfella, W.A.;

Performance, Computing and Communications, 1998. IPCCC '98., IEEE International , 16-18 Feb. 1998

Pages:178 - 184

[\[Abstract\]](#) [\[PDF Full-Text \(596 KB\)\]](#) IEEE CNF

### 7 Software versus hardware coherence: performance versus cost

Zucker, R.N.; Baer, J.-L.;

System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seventh Hawaii International Conference on , Volume: 1 , 4-7 Jan. 1994

Pages:163 - 172

[\[Abstract\]](#) [\[PDF Full-Text \(648 KB\)\]](#) IEEE CNF

### 8 A three-million-transistor microprocessor

Abu-Nofal, F.; Avra, R.; Bhabuthmal, K.; Bhamidipaty, R.; Blanck, G.; Charnas, A.; DelVecchio, P.; Grass, J.; Grinberg, J.; Hayes, N.; Haber, G.; Hunt, J.; Kizhepat, G.; Malamy, A.; Marston, A.; Mehta, K.; Nanda, S.; Van Nguyen, H.; Patel, R.; Ray, A.; Reaves, J.; Rogers, A.; Rusu, S.; Shay, T.; Sidharta, I.; Tham, T.; Tong, P.; Trauben, R.; Wong, A.; Yee, D.; Maan, N.; Steiss, D.; Youngs, L.;

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International , 19-21 Feb. 1992

Pages:108 - 109, 257

[\[Abstract\]](#) [\[PDF Full-Text \(272 KB\)\]](#) IEEE CNF

09637984\_QUAL

5768567	66
6212489	66
6212489	66
6230114	57
5911059	57
6263302	57
6751583	57
6026230	57
6134516	57
5678028	57
5353243	57
5625580	57
5604895	57
6321366	57
6389379	57
6421251	57
5740183	55
6584436	54
6009256	54
5771370	53
6182258	53
5557774	53
4924429	53
5715433	53
6123735	53
6145099	53
5493672	52
4527249	52
6279146	51
5960188	51
6144930	51
4464120	50
5798645	50
5881267	50
6356862	50
6052524	50
6477683	49
4521849	49
6016554	49
6321279	49
6393569	49
6466996	49
4821173	49
5600579	49
6223272	49
6223272	49
6536031	49
5758123	48

09637984\_QUAL

5991533 48  
5991529 48

---